Buying in bulk? Contact our business team.
The first IP for PCIe 3.1 with L1 sub-states support The Cadence® 10Gbps Multi-Link and Multi-Protocol PHY ... running on single PHY macro and is compliant with USB 3.1, PCI Express® (PCIe®) 3.1, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback